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 Fig. 1. Resistor Emulator concept. 
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 Fig. 2. Resistor Emulator implementations: a) Multiplier-
Based Control. b) Voltage-Follower Control. c) One-Cycle 
Control or Voltage-Controlled Compensation Ramp 
Control. 
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Abstract—This paper deals with a modular, isolated-output, 
polyphase, AC/DC converter based on the use of Resistor 
Emulators (REs). A RE is a DC/DC converter that behaves as a 
resistor at its input port. The value of this resistor (input 
impedance) is controlled by the converter duty cycle. In the 
proposed topology, all the REs are controlled to have the same 
input impedance, whose value is determined by the output-
voltage feedback loop. Also the power processed by each RE is 
the same. As a consequence, the total power is distributed (and 
also the power losses), thus allowing us to build a modular 
system. Moreover, the behavior of these DC/DC converters as 
REs also allows their connection in series and/or in parallel with 
perfect sharing of voltage (when connected in series) and current 
(when connected in parallel). This fact makes possible to extend 
the proposed solution to high power applications.       
Keywords—Polyphase AC/DC converters,  Power Factor 
Correction, Modular Converters. 
I.  INTRODUCTION 
Resistor Emulators (REs) [1-7] are DC/DC converters that 
behave like a resistor at their input port. This behavior is 
represented schematically by the dependent power source 
symbol shown in Fig. 1a. This behavior is obtained by 
choosing the proper converter control. Thus, the control based 
on an analog-multiplier and an input current feedback loop (see 
Fig. 2a) is the most popular one when the converter is 
operating in the Continuous Conduction Mode (CCM) [4, 5]. 
This type of control is called Multiplier-Based Control (MBC). 
However, some converters behave as “natural” REs when they 
have been designed to always operate in the Discontinuous 
Conduction Mode (DCM). In this case, they are controlled by 
the so called Voltage-Follower Control (VFC) (Fig. 2b). 
Moreover, behavior as “almost perfect” RE can also be 
achieved using One-Cycle Control (OCC) [8-12] or Voltage-
Controlled Compensation Ramp Control (VCCRC) [9, 13-14] 
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 Fig. 3. Examples of DC/DC converters suitable to be used 
as REs in the case of wide range of input voltage values:  
a) Flyback. b) SEPIC. c) Current-Fed Full Bridge. 
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(see Fig. 2c).    
If a RE has to operate from very low values of input voltage, 
then a step-up converter must be selected as practical 
implementation of the RE power topology. Some examples of 
step-up converters suitable to be used as RE are the Boost [4], 
Flyback [5, 6] (see Fig. 3a), SEPIC [15, 16] (see Fig. 3b), Ćuk 
[16-17] and Zeta converters.  
In the case of the Boost converter, ideal operation as RE is 
achieved by controlling the converter according to different 
strategies. Thus, if the converter is working in the CCM, ideal 
behavior as RE is obtained by using MBC. Operation as ideal 
RE is also achieved if the converter is operating just in the 
Boundary Conduction Mode (BCM), which means that the 
converter is always in the limit between CCM and DCM. On 
the other hand, operation near to ideal RE is obtained by 
controlling the converter according to the VFC, when the 
converter is working in the DCM [18-19]. The use of OCC 
allows operation as “almost perfect” RE, especially if the ripple 
of the current passing through the input inductor is negligible. 
In the case of the Flyback, SEPIC, Ćuk and Zeta converters, 
ideal RE behavior is obtained when these converters are 
working in the DCM [6, 15-17] and they are controlled with 
VFC. As in the case of any DC/DC converter, the use of MBC 
also allows perfect RE behavior (in the case of these converters 
even for very low input voltages). The modification of the 
OCC presented in [13, 14] also allows “almost perfect” RE 
without using a multiplier when these converters are operating 
in the CCM. 
Flyback, SEPIC, Ćuk and Zeta converters present the 
important advantage of having galvanic isolation and over-
current control possibility (when an overload takes place), 
which is not possible in the case of the Boost converter. 
However, these converters are used in relatively low power 
applications. More complex step-up converters, such as the 
Current-Fed Push-Pull [20] and the Current-Fed Full Bridge 
(Fig. 3c) combine relatively high power capability and galvanic 
isolation. 
The main application of the RE is to perform Power factor 
Correction (PFC) in single-phase, front-end, AC/DC converters 
(Fig. 4) [4-6, 9, 11-19]. In this case, the cascade connection of 
a full-wave rectifier (D1P-D2N), a RE and a bulk capacitor CB 
(typically an electrolytic one) allows us to obtain an almost 
perfect sinusoidal line current and a DC output voltage. It 
should be noted that the size of the bulk capacitor CB is 
relatively large due to the instantaneous power handled by the 
RE, which is pulsating at twice the line frequency.   
The high-quality line current obtained using this very well-
known arrangement is due to the fact that diodes D1P and D2N 
remain conducting during the entire positive line half-cycle, 
whereas D2P and D1N conduct the negative one. Unfortunately, 
the situation is very different when a full-wave rectifier is 
connected to a three-phase (or higher order) grid. In this case, 
the diodes cannot conduct 180o, but a lower angle. For 
example, in the case of the cascade connection of a three-
phase, full-wave rectifier (D1P-D3N), a RE and an output 
capacitor (see Fig. 5a), the line current angle is 120º, as shown 
in this figure. The situation is even worse with a higher order 
rectifier (the line waveform with a six-phase, full-wave rectifier 
 
Fig. 4. Use of a RE for single-phase Power Factor 
Correction.  
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is given in Fig. 5b).  Due to this, the cascade connection of a 
full-wave rectifier and a RE is not the right solution to obtain 
perfect line current in the case of polyphase grids.  
Many different power topologies have been proposed in the 
last years to overcome this problem [21], many of them 
without galvanic isolation. Among them, the one proposed in 
[22] achieves perfect sinusoidal line currents and galvanic 
isolation by using several REs instead of only one (see Fig. 6). 
In this case, three full-wave, single-phase rectifiers are 
connected in such a way that one of the input terminals of each 
single-phase rectifier is connected to each grid phase, whereas 
the other input terminals are connected together. For each full-
wave, single-phase rectifier x, the pair of diodes D1Px-D2Nx 
conducts for the positive half cycle of vgx, whereas the pair of 
diodes D2Px-D1Nx conducts for the negative one. Thus, a pair of 
diodes of each single-phase rectifier is always conducting and, 
therefore, a balanced load made up of three resistors (the three 
REs) is seen by the three-phase grid.  As a consequence, the 
three grid currents are proportional to the corresponding grid 
voltages and unity power factor is achieved.  
A different solution, also based on the use of REs, is 
proposed in this paper. Each RE is considered as a component 
of the overall converter, which allows the power conversion 
process to be spread among them, thus also spreading their 
power losses. As in [22, 23], each RE is controlled to exhibit 
the same equivalent input resistance Re(vc), whose value is 
determined by the control voltage vc, which is the output 
voltage of an output-voltage feedback loop. Furthermore, all 
the REs must have galvanic isolation between their input and 
output ports because the output ports must be connected each 
other. This connection can be in parallel (see Fig. 7a) or in 
series (see Fig. 7b). Also as in [22, 23], the power processed by 
all the REs is delivered to the same point. Therefore, the total 
power delivered is not pulsating in the case of polyphase grids. 
This fact allows the use of low-value capacitors (instead of 
large and bulky electrolytic ones) at the output of the overall 
converter, thus allowing its faster response.  
II. THE PROPOSED MODULAR POLYPHASE AC/DC 
CONVERTER WITH HIGH POWER FACTOR AND GALVANIC 
ISOLATION  
The proposed converter is based on the connection of the 
input of a RE in series with each rectifier diode in a full-wave 
a) 
 
b) 
Fig. 5. Use of a RE at the output of a full-wave, polyphase, 
rectifier. a) Three-phase case. b) Six-phase case. 
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Fig. 6. The three-phase, RE based, AC/DC converter with 
galvanic isolation proposed in [22]. 
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a)                                                  b)  
Fig. 7. Connection of RE outputs: a) Parallel connection. 
b) Series connection.  
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rectifier (see Fig. 8). All the RE outputs are connected in 
parallel (see Fig. 8a) or in series (see Fig. 8b) with each other, 
this connection being the converter output. The full-wave 
rectifier output is short-circuited in the neutral point NP. The 
power transfer is achieved from the RE inputs to their outputs, 
(which is the overall converter output) and it takes place every 
line half cycle. Thus, the total number of REs needed is n=2·p, 
where p is the number of phases. It should be noted that each 
line current has to pass through 1 RE and 1 rectifier diode 
when circulating from each input voltage source (phase 
voltage) vgx to the neutral point NP. In the case of the 
converters presented in [22-23], the total number of RE needed 
was n=p, which is a number of converters twice lower. 
However, each line current has to pass through 1 RE and 2 
rectifier diodes when circulating from each input voltage 
source to the neutral point NP. Therefore, for a given efficiency 
in the REs and for a given power processing capability, the 
proposed converter will exhibit better overall efficiency and 
will be capable of handling higher power levels than the ones 
proposed in [22-23]. 
The proposed solution can be used in any polyphase grid. 
However, for the sake of simplicity, the analysis is presented 
for a three-phase grid. The phase voltages and currents will be 
defined as (see Fig. 8): 
𝑣𝑔𝑥 = 𝑉𝑔 sin[ωgt −
2π
3
(𝑥 − 1)]                           (1) 
𝑖𝑔𝑥 =
𝑣𝑔𝑥
𝑅𝑒(𝑣𝐶)
       (𝑥 = 0, 1, 2),                              (2) 
where Vg is the peak value of the phase voltage, g is the grid 
frequency, Re(vc) is the resistance emulated by the REs (i.e., the 
input impedance of all the REs at frequencies as low as the line 
frequency), vc is the control voltage that determines the  value 
of resistance emulated by the REs and igx is the current passing 
through the phase x. As a consequence, the power handled by 
each RE can be expressed as:  
- if   𝑣𝑔𝑥 > 0, then: 
𝑝𝑥𝑃 =
𝑣𝑔𝑥
2
𝑅𝑒(𝑣𝐶)
= 
=
𝑉𝑔
2
2𝑅𝑒(𝑣𝐶)
{1 − cos[2ωgt −
4π
3
(𝑥 − 1)]}            (3) 
𝑝𝑥𝑁 = 0,                                                             (4) 
- if   𝑣𝑔𝑥 < 0, then: 
 𝑝𝑥𝑁 =
𝑉𝑔
2
2𝑅𝑒(𝑣𝐶)
{1 − cos[2ωgt −
4π
3
(𝑥 − 1)]}    (5) 
𝑝𝑥𝑃 = 0,                                                             (6) 
where pxP and pxN are the values of the power handled by the 
resistor emulator RExP (those connected to diodes DxP) and 
RExN (those connected to diodes DxN), respectively. The 
waveforms corresponding to the instantaneous power handled 
by each RE is given in Fig. 9.  
The outputs of the REs behave as power sources [1-3] and, 
therefore, the values of the output voltages and currents depend 
 
a)  
 
b)  
Fig. 8. Proposed modular, isolated output, polyphase, 
AC/DC converter based on REs (three-phase 
implementation): a) Case of outputs in parallel connection. 
b) Case of outputs in series connection.  
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Fig. 9. Power handled for each RE. Po is the converter 
total power.  
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on how these outputs have been connected. Thus, if the outputs 
are connected in parallel (see Fig. 7a), then all the REs have the 
same output voltage vo. In this case, the current supplied by the 
REs is:  
- if   𝑣𝑔𝑥 > 0, then: 
 𝑖𝑥𝑃 =
𝑉𝑔
2
2𝑣𝑜𝑅𝑒(𝑣𝐶)
{1 − cos[2ωgt −
4π
3
(𝑥 − 1)]}      (7) 
𝑖𝑥𝑁 = 0,                                                                  (8) 
- if   𝑣𝑔𝑥 < 0, then: 
𝑖𝑥𝑁 =
𝑉𝑔
2
2𝑣𝑜𝑅𝑒(𝑣𝐶)
{1 − cos[2ωgt −
4π
3
(𝑥 − 1)]}      (9) 
𝑖𝑥𝑃 = 0,                                                                 (10) 
where ixP and ixN are the values of the current supplied by the 
resistor emulators RExP and RExN, respectively. Fig. 10 shows 
the waveforms corresponding to these currents. The value of 
the total current injected into the parallel connection of the 
output capacitor Co and the load (not represented in Fig. 7a), 
iRE, is: 
𝑖𝑅𝐸 = ∑(
3
𝑥=1
𝑖𝑥𝑃 + 𝑖𝑥𝑁) =
3𝑉𝑔
2
2𝑣𝑜𝑅𝑒(𝑣𝐶)
.                   (11) 
This expression shows that AC components of twice the grid 
frequency are completely cancelled out and iRE is just a DC 
current. As a consequence, the output filter capacitor has to 
remove only the switching frequency components of the REs 
output current. As no power pulsating at the grid frequency has 
to be stored in the output capacitor (only power pulsating at the 
switching frequency), then the capacitor Co can be relatively 
small and it is free of voltage ripple of twice the grid 
frequency. Due to this, the compensator Av has not to remove 
any low frequency component and, therefore, the voltage loop 
can be relatively fast, clearly faster than in the case of a single-
phase AC/DC converter [24-26].  
 If the outputs are connected in series (Fig. 7b), then all the 
REs have the same output current iRE. In this case, the voltage 
at the output of each RE is:  
- if   𝑣𝑔𝑥 > 0, then: 
 𝑣𝑥𝑃 =
𝑉𝑔
2
2𝑖𝑅𝐸𝑅𝑒(𝑣𝐶)
{1 − cos [2ωgt −
4π
3
(𝑥 − 1)]}     (12) 
𝑣𝑥𝑁 = 0,                                                                                 (13)    
- if   𝑣𝑔𝑥 < 0, then: 
𝑣𝑥𝑁 =
𝑉𝑔
2
2𝑖𝑅𝐸𝑅𝑒(𝑣𝐶)
{1 − cos [2ωgt −
4π
3
(𝑥 − 1)]}     (14) 
𝑣𝑥𝑃 = 0,                                                                         (15)                                                                 
where vxP and vxN are the values of the voltage across the 
outputs of the resistor emulators RExP and RExN, respectively.  
The value of the voltage across the output capacitor Co and the 
load (not represented in Fig. 7b), vo, is: 
𝑣𝑜 = ∑(
3
𝑥=1
𝑣𝑥𝑃 + 𝑣𝑥𝑁) =
3𝑉𝑔
2
2𝑖𝑅𝐸𝑅𝑒(𝑣𝐶)
 .                             (16) 
As in the previous case, the AC components of twice the grid 
frequency are completely cancelled out and vo is just a DC 
voltage. The same considerations about the size of the output 
capacitor Co and the fast response of the converter output can 
be applied in this case. The waveforms in this case are as the 
ones shown in Fig. 10, but replacing io, ixP and ixN with vo, vxP 
and vxN, respectively.  
III. POWER TOPOLOGIES FOR THE RESISTOR EMULATORS  
The total power supplied by the overall AC/DC converter in 
the case of a three-phase grid is the addition of the power 
handled by the six REs: 
𝑃𝑜 = ∑(
3
𝑥=1
𝑝𝑥𝑃 + 𝑝𝑥𝑁) =
3𝑉𝑔
2
2𝑅𝑒(𝑣𝐶)
.                              (17) 
Therefore, the average power handled by each RE is:  
𝑃1𝑅𝐸 =
𝑃𝑜
6
=
𝑉𝑔
2
4𝑅𝑒(𝑣𝐶)
.                                                     (18) 
In the case of p-phase grid, (19) becomes: 
    𝑃1𝑅𝐸 =
𝑃𝑜
2𝑝
.                                                                           (19) 
P1RE determines the power to be handled by each RE and 
therefore, the type of power topology suitable for each specific 
case. Flyback’s family of converters (SEPIC, Ćuk and Zeta) is 
adequate to implement REs up to 200 W (considering Si power 
semiconductor devices). Galvanic isolated versions of the 
Boost converter (e.g., the Current-Fed Full Bridge converter 
shown in Fig. 3c) are suitable for REs in the range of a few 
kW. Also, the cascade connection of a Boost converter and a 
“DC transformer” (a DC/DC converter working at constant 
duty cycle to achieve soft-switching and, therefore, high 
efficiency) is an attractive alternative (see Fig. 11).  
 
Fig. 10. Current passing through the output of each RE 
when the outputs have been connected in parallel (see 
Fig.7a and Fig. 8a).  
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Moreover, the power processing capability can be increased 
by replacing each RE with the connection of several of them in 
series and/or parallel (see Fig. 12). It should be noted that ideal 
current and voltage sharing is achieved if the REs are properly 
controlled to have the same input impedance Re(vc). Finally, the 
topology can be extended to be used not only in three-phase 
grids, but also in polyphase grids.   
IV. CONTROL OF THE POWER TOPOLOGIES SUITABLE OF 
BEING USED AS RESISTOR EMULATORS  
Regarding the control of REs, several control strategies can 
be used to achieve RE behavior. The most useful are the 
following ones: 
Multiplier-Based Control, MBC (see Fig.2a). 
This control method is very well known because many 
single-phase, power factor correctors use controllers based on 
this method. Assuming that the gain of error amplifier of the 
current loop Ai is high enough at grid frequencies, the average 
value (averaged in a switching period) of the input current ig is 
determined by the multiplier as follows:  
𝑖𝑔 =
𝐾𝑀
𝑅𝑠 
𝑣𝑔𝑣𝑐,                                                   (20) 
where KM is a constant determined by the multiplier and Rs is 
the gain of the current sensor. Therefore, the input impedance 
of the RE is: 
𝑅𝑒(𝑣𝑐) =
𝑣𝑔
𝑖𝑔
=
𝑅𝑠 
𝐾𝑀
·
1
𝑣𝑐
 .                                    (21) 
This control method can be used when the converter is 
working in both CCM and DCM.  
Voltage-Follower Control, VFC (see Fig. 2b). 
This control method is only possible if the converter is 
working in the DCM (for converters derived from the Flyback 
converter, such as the SEPIC, Ćuk and Zeta) or just in the 
BCM (for the Boost converter). In the case of converters 
belonging to the Flyback’s family, the average value (averaged 
in a switching period) of the input current ig is determined by 
Faraday’s law as follows:  
𝑖𝑔 =
𝑇𝑠𝑑
2
2𝐿
𝑣𝑔,                                            (22) 
where Ts is the switching period, d is the converter duty cycle 
and L is the inductance of the primary side of the Flyback 
transformer. In the case of SEPIC, Ćuk and Zeta converters, L 
is the equivalent inductance of the converter inductors in 
parallel and referring their values to the transformer primary 
side. From (22), the value of Re is: 
𝑅𝑒(𝑑) =
𝑣𝑔
𝑖𝑔
=
2𝐿
𝑇𝑠
·
1
𝑑2
 .                                 (23) 
If the duty cycle d is obtained from a sawtooth waveform in a 
PWM controller, then its value is given by:   
𝑑 =
𝑣𝑐
𝑉𝑃𝑉
,                                                    (24) 
where VPV amplitude of the sawtooth waveform. Therefore, 
(23) becomes: 
 𝑅𝑒(𝑣𝑐) =
2𝐿𝑉𝑃𝑉
2
𝑇𝑠
·
1
𝑣𝑐
2 .                              (25) 
In the case of a Boost converter operating in the BCM, the 
average value (averaged in a switching period) of ig is: 
determined by Faraday’s law as follows:  
𝑖𝑔 =
𝑇𝑠𝑑
2𝐿
𝑣𝑔.                                                 (26) 
From (24) and (26), the value of Re(vc) is easily obtained:  
𝑅𝑒(𝑣𝑐) =
2𝐿𝑉𝑃𝑉
𝑇𝑠
·
1
𝑣𝑐
 .                                   (27) 
One-Cycle Control, OCC and Voltage-Controlled 
Compensation Ramp Control, VCCRC (see Fig. 2b). 
In the case of the Boost converter [9-13], the grid current is 
given by: 
𝑖𝑔 =
𝑣𝑔
𝑣𝑜
[
𝑣𝑐
𝑅𝑠
−
(𝑣𝑜−𝑣𝑔)𝑇𝑠
2𝐿
].                               (28) 
This last equation shows that if the quotient L/Ts satisfies the 
relationship: 
𝐿
𝑇𝑠
≫
(𝑣𝑜−𝑣𝑔)𝑅𝑠
2𝑣𝑐
,                                             (29) 
then ig and vg will be proportional, performing ideal RE 
behavior (this relationship means that the inductor current 
ripple is relatively small). In this case, the input impedance of 
RE is: 
      𝑅𝑒(𝑣𝑐) = 𝑅𝑠𝑣𝑜 ·
1
𝑣𝑐
 .                                       (30) 
In the case of the converter belonging to the Flyback family, 
the direct application of the OCC as given in [11] is quite 
complex and an alternative solution was proposed in [13, 14]. 
 
Fig. 12. Use of several REs (instead of just one) to 
increase the converter power capability.  
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Fig. 11. Implementation of a RE with galvanic isolation to 
achieve a medium power, high efficiency, cell. 
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In this case, an exponential ramp is used instead of a linear one. 
This control is called VCCRC. The time constant of the 
exponential ramp  defines the parameter  as follows: 
 𝜇 =
𝑇𝑠
𝜏
 .                                                                (31) 
The actual value of the input current is [13]: 
𝑖𝑔 =
𝑣𝑜
𝑣𝑜+𝑛𝑣𝑔 
[
𝑣𝑐(𝑒
−
𝑣𝑜
𝑣𝑜+𝑛𝑣𝑔
𝜇
−𝑒−𝜇)
𝑅𝑠 (1−𝑒
−𝜇)
−
𝑣𝑜𝑣𝑔𝑇𝑠
2𝐿(𝑣𝑜+𝑛𝑣𝑔)
] .  (32) 
The values of  can be selected in such a way that the THD 
of this current when vg is changing sinusoidaly is minimized 
for each value of M=vo/nVg (Vg being the peak value of vg) and 
for each value of the parameter defined as: 
𝛼 =
𝐿
𝐿𝑐𝑟𝑖𝑡_𝜋
  ,                                                         (33)  
where Lcrit_p is the value of L that guarantees operation in the 
CCM during the entire line period for a given value of vc.  It 
should be noted that (32) is only valid if the converter is 
working in the CCM [13] during the line period, what implies a 
value of L higher than Lcrit_p (i.e., > 1).  
After minimizing the THD for each value of M and , (32) 
becomes:   
𝑖𝑔 =
𝛾(𝑀,𝛼)𝑣𝑔𝑣𝑐
𝑅𝑠𝑉𝑔
,                                            (34) 
the values of (M, ) being represented in Fig. 13. From (34), it 
can be easily obtained:  
      𝑅𝑒(𝑣𝑐) =
𝑅𝑠𝑉𝑔
𝛾(𝑀,𝛼)
·
1
𝑣𝑐
 .                                       (35) 
V. EXPERIMENTAL RESULTS  
The experimental validation has been carried out by using 
Flyback converters as REs. These Flybacks have been designed 
to work in the DCM in all the range of power. Due to this, VFC 
has been used to control each RE, which is a very simple 
control method. Based on the use of six of these Flyback 
converters, a three-phase prototype of AC/DC converter (see 
Fig. 8a) has been designed and built. In this converter, the RE 
outputs have been connected in parallel. The overall converter 
power is 250 W (Output: 48V/5.16 A). The converter has been 
designed for the European voltage range (400 V line voltage), 
achieving 99.68% power factor and 6.5% THD. As Fig. 14 
shows, grid current and voltage are in phase.   
The measurements have been done with the converter 
connected to the real power grid, and using a resistive load at 
the overall converter output. The waveforms have been 
extracted as data from the oscilloscope and analyzed with the 
use of MATLAB®. The grid currents (ig1, ig2 and ig3) are shown 
in Fig. 15, as well as, the output voltage obtained with a 10 µF 
film capacitor at the overall converter output.  
It should be noted that, as a three-phase balanced system, it 
must comply with the IEC 1000-3-2 regulations in Class A [27-
29]. The measured grid currents have been analyzed and 
 
Fig. 13. Values of . 
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Fig. 14. Grid current and voltage in a phase.  
 
Fig. 15. Grid currents and output voltage.  
 
Fig. 16. Converter efficiency versus output power and grid 
voltage.   
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compared with the limits imposed by those regulations, the 
measured harmonics being well below these limits.  
Finally, the efficiency of the converter is roughly 88% at 
maximum load (see Fig. 16) 
VI. CONCLUSIONS  
A polyphase AC/DC converter with galvanic isolation and 
very high power factor (ideally 1) is presented in this paper. 
The converter is made up of several (twice the number of 
phases) REs, which are DC/DC converters controlled to exhibit 
the same input impedance. The value of this input impedance is 
determined by an output-voltage feedback loop, which is the 
feedback loop of the overall AC/DC converter. 
 The use of REs as building blocks of the overall AC/DC 
converter allows us not only to achieve ideal power factor and 
THD, but also to distribute the total power among identical 
DC/DC converters, that can be considered as independent 
devices. Moreover, as the instantaneous input power is not 
time-depending, the instantaneous output power is not 
pulsating at twice the grid frequency and, therefore, the 
converter output capacitor is in charge of removing only the 
components of the switching frequency. As a consequence, this 
capacitor is relatively small and the output voltage feedback 
loop can be relatively fast. 
Many different power topologies can be used to implement 
REs and they can be controlled according to several control 
strategies, which are briefly described in this paper. Moreover, 
the use of REs as building blocks of converters makes easy to 
scale up the power handled by the overall converter due to the 
ideal share of voltage and current obtained by connecting REs 
in series and in parallel.  
Finally, a small prototype of the proposed converter has been 
built and tested. This prototype is based on six Flyback 
converters working in the DCM to achieve RE behavior using 
VFC.   
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